Preliminary Information August 1983

256 Bit Serial Electrically Erasable and Programmable ROM

Features

- •Low cost
- •16x16 serial EEPROM
- •Single Supply Operation (5V±10%)
- •TTL Compatible
- •N-Channel SNOS technology
- •Binary addressing
- Word and chip erasable
 - •10 years' data retention after 10⁴ erase/ write cycles per word
 - *Unlimited read accesses

Description

The ER59256 is a low cost, serial EEPROM manufactured in General Instrument's proven SNOS technology. The key features of this device are its +5V only operation and microcomputer compatible architecture. The input (DI) and output (DO). pins may be used separately or may be tied together to form a signle I/O pin. Six 9 bit instructions can be executed. See Table 1. The instruction format has a logical "1" as a start bit, four bits as an op code, and four bits of address. See Table 1. Nonvolatile memory storage is guaranteed for 10 years over the temperature range of 0° to 70°C even after each word of memory has been rewritten up to 10,000 times.

Pin Functions

CS Chip Select

CLK Clock Input

DI Serial Data Input


DO Serial Data Output

V_{CC} +5V Power Supply

GND Ground


Pin Configuration

8 Pin Dual-in-Line



N.C. = No Internal Connection

Block Diagram





ELECTRICAL CHARACTERISTICS

Maximum Ratings *
All inputs and outputs with respect to ground......+6V-0.3V Storage temperature (unpowered and without data retention)...-65°C to 150°C. Soldering temperature of leads (10 seconds).....+300°C.

STANDARD CONDITIONS

(unless otherwise noted)

Vcc = +5 + 10% volts

= 0 volts

11/15

Operating Temperature Range (T_A) : $0^{\circ}C$ to $70^{\circ}C$

*Exceeding these ratings could cause permanent damage. Functional operation of this device at these conditions, or any other conditions outside those indicated in the operational sections of this specification, is not implied.

Data labelled "typical" is presented for design guidance only and is not guaranteec

General Instrument makes no warranty, expressed or implied, as to the merchantability or fitness for a particular purpose of this device or its software supplied to the customer.

DC CHARACTERISTICS

DC CHARACTERISTICS					,,, ,, ' ,	
Characteristic	Sym.	Min.	Typ.	Max.	Units	Conditions
High Level Input Voltage	v _{IH}	2.0	-	Vcc+0.3	٧	,
Low Level Input Voltage	VIL	-0.3	-	+0.8	٧	
High Level Output Voltage	v _{OH}	2.4	-	Vcc	V	I _{OH} =-200μA
.ow Level Output Voltage	V _{OL}	-	-	0.4	V	I _{OL} =1.6mA
put Leakage Current	IIL	-	-	<u>+</u> 10	μА	V _{IN} =GND to Vcc
Output Leakage Current	IOL	-	-	<u>+</u> 10	μА	V _{OUT} =GND to Vcc
WER SUPPLY REQUIREMENTS						·
Operating Current	Icc2	-	-	10	mA	Vcc=5.5V CS=1
Standby Current	Icc3	-	-	3	mA	Vcc=5.5V CS=0
E/W Operating Current	Icc3	-	-	12	mA	Vcc=5.5V

GENERAL INSTRUMENT

ER59256

DC CHARACTERISTICS (continued)

Characteristic	Sym.	Min.	Typ.	Max.	Units	Conditions
Power Consumption (Operating)	Pcc ₁	-	· -	5 5	mW	Vcc=5.5V CS=1
Power Consumption (Standby)	Pcc2	-	-	17	mW	Vcc=5.5V CS=0
Power Consumption (E/W)	Рссз	-	-	66	mW	Vcc=5.5V CS=1

AC CHARACTERISTICS

Characteristic	Sym.	Min.	Тур.	Max.	Units	Conditions
Clock Frequency	f _{CLK}	4	-	250	кн	
Clock Duty Cycle	D _{CLK}	25	-	75	2	
Chip Select Setup Time	tcss	0.2	-	-	μs	
Chip Select Hold Time	tcsH	- 0	-	-	μς	•
Data Input Setup Time	tDIS	0.4	-	-	μS	
Data Input Hold Time	t _{DIH}	0.4	-	-	μs	
00 Output Delay (H to L)	t _{PD1}	-	-	2	μs	C _L =100pf
DO Output Delay (L to H)	t _{PD2}	-	-	2	μς	C _L =100pf
Carase/Write Pulse Width	t _{E/W}	20	-	30	ms	Constant
Input Capacitance	c ^I	-	-	6	pf	A ^{IN} =OA
Output Capacitance	c _o	-	-	10	pf	V _{OUT} =0V

•
CENTERAL
GENERAL
AICTOTIATE VE
IIADI KUIVIEN I

ER59256

6-15 Ales

se fryur 2

Instruction	SB	Op Code	Address	Data	Comments
READ	1	910 0	A3A2A1A0	·	Read register A3A2A1A0
WRITE	1	0100	A3A2A1A0	D15-D0	Write register A3A2A1A0
ERASE	1	1100	A3A2A1A0		Erase register A3A2A1A0
'EN	1	0011	0000		Erase/write enable
EWDS	1	0000	0000		Erase/write disable
ERAL	1	0010	0000		Erase all registers

166 las register

Table 1 Instruction Set





Figure 1. Synchronous Data Timing




ER59256



Like most E^2 PROMS, the register must first be erased (all bits set to 1s) before the ister can be written (certain bits set to 0s). After an ERASE instruction is ut. CS is dropped low. This falling edge of CS determines the start of programming. The register at the address specified in the instruction is then set entirely to 1s. When the erase/write programming time ($t_{E/W}$) constraint has been satisfied, CS is brought up for at lease one SK period. A new instruction may then be input, a low-power standby state may be achieved by dropping CS low.





Programming must be preceded once by a programming enable (EWEN) instruction. Programming remains enabled until a programming disable (EWDS) instruction is executed. The programming disable instruction is provided to protect against accidental data disturb. Execution of a READ instruction is independent of both EWEN and EWDS instructions.

Figure 5. Erase/Write Enable and Disable

tire chip erasing is provided for ease of programming. Erasing the chip means in the memory array have each bit set to a 1. Each register is then ready for a WRITE instruction.

154 Jewel

Figure 6. Chip Erase Mode

A.C. Testing, Input and Output Waveforms


Input 0.8 Test Points

Output Test Points 2.0

A.C. Testing: Inputs are driven at 2.0V for an input logic high and 0.8V for an input logic low. Timing measurements of the output waveforms are made at 2.0V for an output logic high and 0.8V for an output logic low.

PACKAGE OUTLINE


8 Lead Dual-in-Line (All dimensions are in inches)






ER59256

Date lägge of vid



The READ instruction is the only instruction which outputs serial data on the DO pin. Only during the READ mode is the output pin (DO) valid. During all other modes the DO pin is in tri-state, eliminating bus contention. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a 16-bit serial-out shift register. A dummy bit (logical "O") precedes the 16-bit data output string. The output data changes during the high state of the system clock.



The WRITE instruction is followed by 16 bits of data which are written into the specified address. This register must have been previously erased. Like any programming mode, erase/write time is determined by the low state of CS following the instruction. The on-chip high voltage section only generates high voltage during these programming modes which prevents spurious programming during other modes. When CS rises to $V_{\rm IH}$, the programming cycle ends. All programming modes should be ended with CS high for one clock period, or followed by another instruction.