

6

PAL16L8

PAT8000

5176

mk 85-05-31

Strobe decoder for X35 video adapter

10

dir bas prm a23 a22 a21 a19 a11 a09 GND

12

a08 iorq rd0 wr0 wr1 wr2 crt bds vsp VCC

14

equations:

16

if(VCC) /vsp = /bas*/prm*/a23* a22*/a21

18

if(VCC) /crt = /bas*/prm*/a23* a22*/a21* a19*/a11*/a09* a08

20

if(VCC) /wr2 = /bas*/prm*/a23* a22*/a21* a19* a11* a09*/a08*/dir*/bds

22

if(VCC) /wr1 = /bas*/prm*/a23* a22*/a21* a19* a11*/a09* a08*/dir*/bds

24

if(VCC) /wr0 = /bas*/prm*/a23* a22*/a21* a19* a11*/a09*/a08*/dir*/bds

26

if(VCC) /rd0 = /bas*/prm*/a23* a22*/a21* a19* a11*/a09*/a08* dir*/bds

28

if(VCC) /iorq = /bas*/prm*/a23* a22*/a21* a19*/a11*/a09* a08*/bds

30

FUNCTION TABLE

32

bas prm a23 a22 a21 a19 dir a11 a09 a08 bds

34

vsp crt iorq wr2 wr1 wr0 rd0

36

;bp aaaa d aaa b v ci wwvr

;ar 2221 i 100 d s ro rrrd

38

;sm 3219 r 198 s p tr 2100

; q

40

HX XXXX X XXX X H HH HHHH

42

LH XXXX X XXX X H HH HHHH

LL HXXX X XXX X H HH HHHH

44

LL LLXX X XXX X H HH HHHH

6 LL LHHX X XXX X H HH HHHH
8 LL LHLL X XXX X L HH HHHH
LL LHLH X LHX X L HH HHHH
10 LL LHLH X LLL X L HH HHHH
LL LHLH X LLH H L LH HHHH
12 LL LHLH X LLH L L LL HHHH
LL LHLH H HHX X L HH HHHH
14 LL LHLH H HLH X L HH HHHH
LL LHLH H HLL L L HH HHML
16 LL LHLH L HHH L L HH HHHH
LL LHLH L HHL L L HH LHHH
18 LL LHLH L HLL L L HH HMLH
LL LHLH H HXX H L HH HHHH

22 DESCRIPTION

24 This device generates all strobes directed to X35 video adapter.

26
28
30
32
34
36
38
40
42
44

6

PAL18R8

PAT8001

-5176-

mk,85-10-02

Sequencer for X35 video adapter

10

clk rfc pak uds lds a20 a19 a11 vsp GND

12

OE dak bds snc das hle va0 lle vdi VCC

14

;equations:

16

/snc := snc*/vsp*/a20* rfc* vdi

18

+ /snc*/vsp*/a20*/a19

20

+ /snc*/vsp*/a20* a19* a11

22

+ /snc*/vsp*/a20* vdi

24

+ /snc*/vsp*/a20*/rfc

26

/vdi := vdi*/vsp*/a20*/snc* rfc*/uds

28

+ vdi*/vsp*/a20*/snc* rfc*/lds

30

+ /vdi*/vsp*/a20*/a19

32

+ /vdi*/vsp*/a20* a19* a11

34

+ /vdi*/vsp*/a20*/snc

36

+ /vdi*/vsp*/a20*/rfc

38

+ /vdi*/vsp*/a20*/dak

40

/va0 := va0*/vsp*/a20*/snc*/uds* rfc* das* lle* dak

42

+ /va0*/vsp*/a20*/rfc

44

+ /va0*/vsp*/a20*/das

46

/das := das*/vsp*/a20*/vdi* lle* dak

48

+ das*/vsp*/a20*/vdi*/a19*/uds*/lds* va0* hle*/lle*/rfc* dak

50

+ /das*/vsp*/a20* hle* lle* a19

52

+ /das*/vsp*/a20*/a19* pak

54

+ /das*/vsp*/a20*/rfc

56

/bds := bds*/vsp*/a20*/das* dak

58

+ /bds*/vsp*/a20* hle* lle* a19

60

+ /bds*/vsp*/a20*/rfc

62

+ /bds*/vsp*/a20*/a19* pak

64

/hle := hle*/vsp*/a20*/a19*/va0* lle* dak

66

+ hle*/vsp*/a20*/va0* rfc*/das* a19* a11* dak

68

+ hle*/vsp*/a20*/va0* rfc*/bds* a19*/a11*/snc* dak

70

+ /hle*/vsp*/a20*/a19* pak

72

+ /hle*/vsp*/a20*/rfc

74

/lle := lle*/vsp*/a20*/a19*/vdi*/lds* dak

```

6      + lle*/vsp*/a20* a19*/uds*/lds*/va0*/hle* rfc* dak
8      + lle*/vsp*/a20* va0* rfc*/das* a19* a11* dak
9      + lle*/vsp*/a20* va0* rfc*/bds* a19*/a11*/snc* dak
10     + /lle*/vsp*/a20* snc* a19
11     + /lle*/vsp*/a20*/a19*/hle
12     + /lle*/vsp*/a20*/a19* pak
13     + /lle*/vsp*/a20*/rfc
14 /dak := dak*/vsp*/a20* a19*/uds* lds*/bds*/hle* rfc
15     + dak*/vsp*/a20*/a19* hle*/lle*/pak* rfc
16     + dak*/vsp*/a20*/a19*/hle* lle*/pak* rfc
17     + dak*/vsp*/a20* a19*/lds*/bds*/lle* rfc
18     + /dak*/vsp*/a20

```

20 FUNCTION TABLE

```

21 clk OE a20 a19 a11 vsp uds lds rfc pak
22 snc vdi va0 das bds hle lle dak

```

```

24 ;c a aa v ul r p svv db hl d
    ;l02 11 s dd f a nda ad ll a
26 ;kEO 91 p ss c k ci0 ss ee k

```

```

28 CHX XX X XX X X ZZZ ZZ ZZ Z ;initialize
    CLH XX X XX X X HHH HH HH H
30 CLX XX H XX X X HHH HH HH H ;crt controller high byte access
    CLL HL L XX H X LHH HH HH H
    CLL HL L XX L X LHH HH HH H
34 CLL HL L LH H X LLL HH HH H
    CLL HL L LH L X LLL LH HH H
36 CLL HL L LH H X HLL LL HH H
    CLL HL L LH L X HLL LL HH H
    CLL HL L LH H X HHL LL HH H
    CLL HL L LH L X HHL LL HH H
40 CLL HL L LH H X LHL LL HH H
    CLL HL L LH L X LHL LL HH H
42 CLL HL L LH H X LLL LL LH H
    CLL HL L LH L X LLL LL LH H
44 CLL HL L LH H X HLL HH HH L

```

6
CLL HL L LH L X HLL HH HH L
8
CLL HL L LH H X MLH HH HH L
CLX XX H XX L X HHH HH HH H
10
CLL XX L XX H X LHH HH HH H ;crt controller low byte access
CLL HL L XX L X LHH HH HH H
12
CLL HL L HL H X LLH HH HH H
CLL HL L HL L X LLH LH HH H
14
CLL HL L HL H X HLH LL HH H
CLL HL L HL L X HLH LL HH H
16
CLL HL L HL H X HHH LL HH H
CLL HL L HL L X HHH LL HH H
18
CLL HL L HL H X LHH LL HH H
CLL HL L HL L X LHH LL HH H
20
CLL HL L HL H X LLH LL HL H
CLL HL L HL L X LLH LL HL H
22
CLL HL L HL H X HLH HH HH L
CLL HL L HL L X HLH HH HH L
24
CLL HL X HL H X HXH HH HH X
CLX XX H XX L X HHH HH HH H
26
CLL XX L LL H X LHH HH HH H ;crt controller word access
CLL HL L LL L X LHH HH HH H
28
CLL HL L LL H X LLL HH HH H
CLL HL L LL L X LLL LH HH H
30
CLL HL L LL H X HLL LL HH H
CLL HL L LL L X HLL LL HH H
32
CLL HL L LL H X HHL LL HH H
CLL HL L LL L X HHL LL HH H
34
CLL HL L LL H X LHL LL HH H
CLL HL L LL L X LHL LL HH H
36
CLL HL L LL H X LLL LL LH H
CLL HL L LL L X LLL LL LH H
38
CLL HL L LL H X HLL HH HL H
CLL HL L LL L X HLL HH HL H
40
CLL HL L LL H X HHH HH HL H
CLL HL L LL L X HHH HH HL H
42
CLL HL L LL H X LHH HH HL H
CLL HL L LL L X LHH HH HL H
44
CLL HL L LL H X LLH HH HH H

```

6  CLL HL L LL L X  LLH LH HH H
8  CLL HL L LL H X  HLH LL HH H
10 CLL HL L LL L X  HLH LL HH H
12 CLL HL L LL H X  HHH LL HH H
14 CLL HL L LL L X  LHH LL HH H
16 CLL HL L LL H X  LLH LL HL H
18 CLL HL L LL L X  LLH LL HL H
20 CLL HL L LL H X  HLH HH HH L
22 CLL HL L LL L X  HLH HH HH L
24 CLL HL X LL L X  HXH HH HH X
26 CLX XX H XX H X  HHH HH HH H ;picture memory high byte access
28 CLX LX H XX L X  HHH HH HH H
30 CLL LX L XX H X  LHH HH HH H
32 CLL LX L XX L X  LHH HH HH H
34 CLL LX L LH H X  LLL HH HH L
36 CLL LX L LH L H  LLL LH LH H
38 CLL LX L LH H H  LLL LL LH H
40 CLL LX L LH L H  LLL LL LH H
42 CLL LX L LH H H  LLL LL LH H
44 CLL LX L LH L L  LLL LL LH H
46 CLL LX L LH H X  LLL HH HH L
48 CLL LX X XX H X  XXX HH HH X
50 CLX XX H HH L X  HHH HH HH H
52 CLL LX L XX H X  LHH HH HH H ;picture memory low byte access
54 CLL LX L XX L X  LHH HH HH H
56 CLL LX L HL H H  LLH HH HH H
58 CLL LX L HL L H  LLH LH HL H
60 CLL LX L HL H H  LLH LL HL H
62 CLL LX L HL L H  LLH LL HL H
64 CLL LX L HL H H  LLH LL HL H
66 CLL LX L HL L L  LLH LL HL H
68 CLL LX L HL H L  LLH HH HH L
70 CLL LX X XX L X  XXH HH HH X
72 CLX XX H HH H X  HHH HH HH H

```

6 CLX XX H XX L X HHH HH HH H ;picture memory word access
8 CLL LX L XX H X LHH HH HH H
9 CLL LX L XX L X LHH HH HH H
10 CLL LX L LL H X LLL HH HH H
11 CLL LX L LL L H LLL LH LL H
12 CLL LX L LL H H LLL LL LL H
13 CLL LX L LL L L LLL LL LL H
14 CLL LX L LL H L LLL HH HL H
15 CLL LX L LL L H LLL HH HL H
16 CLL LX L LL H H LLH HH HL H
17 CLL LX L LL L H LLH LH HL H
18 CLL LX L LL H H LLH LL HL H
19 CLL LX L LL L L LLH LL HL H
20 CLL LX L LL H X LLH HH HH L
21 CLL LX L LL L X LLH HH HH L
22 CLL LX X XX H X XXH HH HH X
23 CLX XX H XX L X HHH HH HH H
24 CLL HH L XX H X LHH HH HH H ;mover high byte access
25 CLL HH L XX L X LHH HH HH H
26 CLL HH L LH H X LLL HH HH H
27 CLL HH L LH L X LLL LH HH H
28 CLL HH L LH H X LLL LL LH H
29 CLL HH L LH L X LLL LL LH H
30 CLL HH L LH H X LLL HH HH L
31 CLL HH L LH L X LLL HH HH L
32 CLH HH X XH H X XXH HH HH X
33 CLX XX H XH L X HHH HH HH H
34 CLL HH L XX H X LHH HH HH H ;mover low byte access
35 CLL HH L XX L X LHH HH HH H
36 CLL HH L HL H X LLH HH HH H
37 CLL HH L HL L X LLH LH HH H
38 CLL HH L HL H X LLH LL HL H
39 CLL HH L HL L X LLH LL HL H
40 CLL HH L HL H X LLH HH HH L
41 CLX HH H XX L X HHH HH HH H
42 CLL HH L XX H X LHH HH HH H ;mover word access
43 CLL HH L XX L X LHH HH HH H
44 CLL HH L LL H X LLL HH HH H

6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44

6	CLL	HH	L	LL	L	X	LLL	LH	HH	H
8	CLL	HH	L	LL	H	X	LLL	LL	LH	H
10	CLL	HH	L	LL	L	X	LLL	LL	LH	H
10	CLL	HH	L	LL	H	X	LLL	HH	HL	H
12	CLL	HH	L	LL	L	X	LLL	HH	HL	H
12	CLL	HH	L	LL	H	X	LLH	HH	HH	H
14	CLL	HH	L	LL	L	X	LLH	LH	HH	H
14	CLL	HH	L	LL	H	X	LLH	LL	HL	H
16	CLL	HH	L	LL	L	X	LLH	LL	HL	H
16	CLL	HH	L	LL	H	X	LLH	HH	HH	L
16	CLL	HH	L	LL	L	X	LLH	HH	HH	L
18	CLL	HH	X	XX	H	X	XXX	HH	HH	X
18	CLX	HH	H	XX	L	X	HHH	HH	HH	H

22 DESCRIPTION

24 This device is a state generator for byte and word communication
26 between X37 CPU board and X35 graphic controller. Different pulse
28 trains are generated depending on access to 6845 CRT controller,
30 mover block or picture memory.

6 PAL16R8
8 PAT8003 **-Luxor X37 CPU board-** mk,85-05-29
SCC decoder and clock multiplexor control

10 clk ba2 zwr d07 scc ba5 ba4 ba3 rst GND
12 OE ce0 c0a c1b ce1 c1a c2b ce2 c2a VCC
;equations:

14 /ce0 := rst*/scc*/ba5*/ba4*/ba3

16 /ce1 := rst*/scc*/ba5* ba4*/ba3

18 /ce2 := rst*/scc* ba5*/ba4*/ba3

20 /c0a := /rst
22 + /scc*/ba5*/ba4* ba3* ba2*/zwr*/d07
+ /c0a* scc
24 + /c0a* zwr
+ /c0a* ba5
26 + /c0a* ba4
+ /c0a*/ba3
28 + /c0a*/ba2

30 /c1b := /rst
32 + /scc*/ba5* ba4* ba3*/ba2*/zwr*/d07
+ /c1b* scc
34 + /c1b* zwr
+ /c1b* ba5
36 + /c1b*/ba4
+ /c1b*/ba3
38 + /c1b* ba2

40 /c1a := /rst
+ /scc*/ba5* ba4* ba3* ba2*/zwr*/d07
42 + /c1a* scc
+ /c1a* zwr
44 + /c1a* ba5

6 + /c1a*/ba4
8 + /c1a*/ba3
10 + /c1a*/ba2

12 /c2b := /rst
+ /scc* ba5*/ba4* ba3*/ba2*/zwr*/d07
14 + /c2b* scc
+ /c2b* zwr
16 + /c2b*/ba5
+ /c2b* ba4
18 + /c2b*/ba3
+ /c2b* ba2

22 /c2a := /rst
+ /scc* ba5*/ba4* ba3* ba2*/zwr*/d07
24 + /c2a* scc
+ /c2a* zwr
26 + /c2a*/ba5
+ /c2a* ba4
28 + /c2a*/ba3
+ /c2a*/ba2

30 FUNCTION TABLE

32 clk OE rst scc zwr d07 ba3 ba5 ba4 ba2
34 ce2 ce1 ce0 c2a c2b c1a c1b c0a

36 ;c r sz d b bbb ccc ccccc
;l0s ow 0 a aaa eee 22110
38 ;kEt cr 7 3 542 210 ababa

40 CHX XX X X XXX ZZZ ZZZZZ
CLL XX X X XXX HHH LLLLL
42 CLH HX X X XXX HHH LLLLL
CLH LX X L LLX HHL LLLLL
44 CLH LX X L LHX HLH LLLLL

```

6  CLH LX X L HLX LHH LLLLL
8  CLH LX X L HHX HHH LLLLL
   CLH LL X H LLL HHH LLLLL
10 CLH LL H H LLH HHH LLLLH
   CLH LL H H LHL HHH LLLHH
12 CLH LL H H LHH HHH LLHHH
   CLH LL H H HLL HHH LHHHH
14 CLH LL H H HLH HHH HHHHH
   CLH LL X H HHX HHH HHHHH
16 CLH HX X X XXX HHH HHHHH
   CLH XH X X XXX XXX HHHHH
18 CLH XX X H XXX HHH HHHHH
   CLH LL L H HLH HHH LHHHH
20 CLH LL L H HLL HHH LLHHH
   CLH LL L H LHH HHH LLLHH
22 CLH LL L H LHL HHH LLLLH
   CLH LL L H LLH HHH LLLLL

```

24 -----

26 DESCRIPTION:

28 This device generates three decoded CE signals for SCC circuits on
X37 CPU board and five latched clock multiplexor controls for serial
30 adapters.

32 Inputs: rst - reset
ba(n) - buffered address line n
34 d07 - data bit 7
scc - access to the SCC device group
36 zwr - write pulse

38 Outputs: ce(n) - SCC(n) chip enable
c(n)a - mux control corr. to SCC(n) port a
40 c(n)b - " " " " " b

42

44

6

PAL16L8
 PAT8031 **--1110--** MK, 84-11-08
 DS60 MAPPER CONTROL

10

FC2 A23 A22 A08 A07 DIR BGA CB6 CB7 GND
 EAS PTE SWC PWC CXE TPT POE SOE STE VCC

12

14 EQUATIONS:

16 IF(VCC) /PTE = FC2* A23*/A22*/A08* A07* EAS* BGA ;PAGE ACC.

18 IF(VCC) /SWC = FC2* A23*/A22*/A08*/A07* EAS*/DIR* BGA ;SEGMENT WRITE

20 IF(VCC) /PWC = FC2* A23*/A22*/A08* A07* EAS*/DIR* BGA + ;PAGE WRITE
 /CB6*/A23*/A22* EAS + ;RAM ACC +
 22 /CB6* A23* A22*/A08* EAS ;I/O ACCESS

24 IF(VCC) /CXE =/FC2 + ;USER
 FC2* EAS* A23 ;SYS CTRL OR I/O

26 IF(VCC) /TPT = FC2*/A23*/A22* CB7*, CB6 + ;RAM ACC LOW LEVEL
 28 FC2* A23* A22*/A08* CB7* CB6 ;I/O ACC " "

30 IF(VCC) /POE = FC2* A23*/A22*/A08* A07* EAS* DIR* BGA + ;PAGE READ
 /CB6*/A23*/A22 + ;RAM ACCESS
 32 /CB6* A23* A22*/A08 + ;I/O "
 /CB7* CB6*/A23*/A22 + ;RAM ACCESS - TEST
 34 /CB7* CB6* A23* A22*/A08 ;I/O " "

36 IF(VCC) /SOE = FC2* A23*/A22*/A08*/A07* EAS* DIR* BGA + ;SEGMENT READ
 FC2* A23*/A22*/A08* A07 + ;PAGE ACCESS
 38 /FC2 + ;USER MODE
 FC2*/A23*/A22*/CB7 + ;RAM - RAM LEVEL
 40 FC2*/A23*/A22* CB7*/CB6 + ;RAM - HIGH BOOT
 FC2* A23* A22*/A08 ;SYSTEM I/O

42 IF(VCC) /STE = FC2* A23*/A22*/A08*/A07* EAS* BGA ;SYSTEM SEGMENT ACC

44

6

8 FUNCTION TABLE:

10 BGA CB7 CB6 FC2 A23 A22 A08 A07 DIR EAS
TPT CXE SOE POE PWC SWC STE PTE

12

12 ;B CC F AA AA D E T C S P P S S P
14 ;G BB C 22 00 I A P X O O W W T T
;A 76 2 32 87 R S T E E E C C E E

16

16 -----
;BOOT LOW LEVEL

18 X HH H LL XX X X L H H H H H H H ;1
X HH H HH LX X H L L L H H H H H
20 X HH H LH XX X X H X H H H H H H
L XX X HL XX X X X X X H H H H H
22 H XX H HL LL L H H L H H H L L H ;5
H XX H HL LL H H H L L H H H L H
24 H XX H HL LH L H H L L H L H H L
H XX H HL LH H H H L L L H H H L
26 H XX H HL LX X L H H X X H H H H

;BOOT HIGH LEVEL

28 X HL H LL XX X H H H L L L H H H ;10
X HL H HH LX X H H L L L L H H H

30 ;RAM AND TEST LEVEL

X LX X LL XX X H H X L L L H H H
32 X LX X HH LX X H H X L L L H H H
X LL L XX XX X H H L L L L H H H

34 -----

36 DESCRIPTION:

36 THIS DEVICE DECODES MAPPER ACCESSSES AMONG COMMON
PROCESSOR ACTIVITY AND GENERATES APPROPRIATE
40 MAPPER CONTROLS.

42 INPUT SIGNALS:

FC2 - SYSTEM ACCESS (ACTIVE HIGH)
44 AXX - ADDRESS BITS

6 DIR - TRANSFER TO MAPPER " LOW
8 BGA - DMA ACTIVITY " "
10 CB6 - CONTROL BIT 6
CB7 - " " 7
EAS - EXTENDED ADDRESS STROBE " HIGH

12 OUTPUT SIGNALS:
14 PTE - PAGE TRANSCEIVER ENABLE " LOW
SWC - SEGMENT WRITE CMD " "
16 PWC - PAGE " " " "
CXE - CONTEX ENABLE " "
18 TPT - TRANSPARENT PAGE TABLE " "
POE - PAGE OUTPUT ENABLE " "
20 SOE - SEGMENT OUTPUT ENABLE " "
STE - SEGMENT TRANSCEIVER ENABLE " "

22

24

26

28

30

32

34

36

38

40

42

44

6 PAL16L8

8 PAT8032

-1110--

MK, 84-12-06

DS60 MAIN FUNCTION ENCODER

10 FC2 FC1 AT1 AT0 A23 A22 A17 A16 A08 GND

12 CB7 RAM FPP ERR CDE CD2 CD1 CDO ACK VCC

14 ;EQUATIONS:

16 IF(VCC) /RAM = /A23*/A22*/CB7 + ;RAM:BOOT OFF
 /A23*/A22* CB7* A16 ;RAM:BOOT ON

18 IF(VCC) /FPP = FC2*/FC1* A23*/A22* A17*/A16* A08 ;FPP

20 IF(VCC) /ERR = FC1* A23*/A22 + ;EXEC MAPPER
 FC1* A23* A22*/A08 + ;EXEC I/O
 /FC2*/FC1* A23* A22*/AT1*/A08 + ;PROT I/O
 /FC2*/FC1* A23* A22*/AT0*/A08 + ;"
 /FC2* A23*/A22 ;USER ACC

26 IF(VCC) /ACK = /A23*/A22*/CB7 + ;RAM:BOOT OFF
 /A23*/A22* CB7* A16 + ;RAM:BOOT ON
 FC2*/FC1* A23*/A22*/A08 + ;MAPPER
 FC2*/FC1* A23*/A22*/A17* A16* A08 + ;EDC
 FC2*/FC1* A23*/A22* A17*/A16* A08 ;FPP

32 IF(VCC) /CD2 = FC2* A23* A22* A17* A16* A08 + ;INTACK
 FC2*/FC1* A23*/A22* A08 ;CIO, EDC, DMA

36 IF(VCC) /CD1 = FC2* A23* A22* A17* A16* A08 + ;INTACK
 FC2*/FC1* A23*/A22*/A17* A16* A08 + ;EDC
 /FC2*/FC1* A23* A22*/A17*/A16* AT1* AT0*/A08 + ;SCC GROUP
 /FC2*/FC1* A23* A22* A17* AT1* AT0*/A08 + ;4680 GROUP
 FC2*/FC1* A23* A22*/A17*/A16*/A08 + ;SCCG SYS.
 FC2*/FC1* A23* A22* A17*/A08 ;4680 SYS

42 IF(VCC) /CDO = FC2* A23* A22* A17* A16* A08 + ;INTACK
 FC2*/FC1* A23*/A22*/A17*/A16* A08 + ;CIO

```

6      /FC2*/FC1* A23* A22*/A17* AT1* AT0*/A08 +      ;SCC, MEM GROUP
8      FC2*/FC1* A23* A22*/A17*/A08                    ;      "      SYS.

10 IF(VCC) /CDE = /A23*/A22* CB7*/A16 +                ;BOOT PROM
      FC2*/FC1* A23*/A22*/A17* A08 +                  ;EDC OR CIO
12      FC2* A23* A22* A17* A16* A08 +                ;INTACK
      FC2*/FC1* A23*/A22* A17* A16* A08 +            ;DMA
14      /FC2*/FC1* A23* A22*/A08* AT1* AT0 +          ;8-BIT I/O
      FC2*/FC1* A23* A22*/A08                        ;8-BIT I/O SYS.
    
```

16 FUNCTION TABLE:

```

18 CB7 FC2 FC1 AT1 AT0 A23 A22 A17 A16 A08
20 RAM FPP ERR CDE CD2 CD1 CDO ACK

22 ;C FF AA AA AA A   R F E   C CCC A
   ;B CC TT 22 11 0   A P R   D DDD C
24 ;7 21 10 32 76 8   M P R   E 210 K
-----
26 H XX XX LL XH X   L H H   H HHH L   ;RAM - BOOT ON
   L XX XX LL XX X   L H H   H HHH L   ;      "      OFF
28 X HL XX HL HL H   H L H   H LHH L   ;FPP
   X XH XX HL XX X   H H L   H HHH H   ;ERR
30 X XH XX HH XX L   H H L   H HHH H   ; "
   X LL LX HH XX L   H H L   H HHH H   ; "
32 X LL XL HH XX L   H H L   H HHH H   ; "
   X LX XX HL XX X   H H L   H HHH H   ; "
34 X HL XX HL XX L   H H H   H HHH L   ;ACK MAPPER
   X HX XX HH HH H   H H H   L LLL H   ;INTACK
36 X HL XX HL LH H   H H H   L LLH L   ;EDC
   X HL XX HL LL H   H H H   L LHL H   ;CIO
38 X HL XX HL HH H   H H H   L LHH H   ;DMA
   X LL HH HH LL L   H H H   L HLL H   ;SCCG
40 X LL HH HH HX L   H H H   L HLH H   ;4680
   X LL HH HH LH L   H H H   L HHL H   ;MMG
42 H XX XX LL XL X   H H H   L HHH H   ;BOOT
   X XX XX LH XX X   H H H   H HHH H   ;EXT ACC
44 X HL XX HH XX L   H H H   L XXX H   ;SYS I/O ACC
    
```


6

DESCRIPTION:

10

THIS DEVICE PROVIDES DECODED SIGNALS AS WELL AS CODES FOR MOST SYSTEM OPERATIONS. "RAM", "FPP", "ERR" AND "ACK" ARE DECODED SIGNALS, WHILE "CDE", "CD2 - CDD" ARE CODES ADDRESSING EIGHT MAIN SYSTEM DEVICES OR DEVICE GROUPS.

16

AT1 AND ATO ARE ATTRIBUTE BITS FROM MAPPER WHICH PROVIDE FOLLOWING ACCESS PROTECTION:

18

AT1	ATO	
0	0	READ-ONLY MEMORY ACCESS
0	1	READ/WRITE " "
1	0	NONE " "
1	1	READ/WRITE I/O "

26

THE LOGICAL ADDRESS SPACE IS DIVIDED INTO FOUR MAIN AREAS ENCODED BY ADDRESS BITS A23 AND A22. THE AREAS ARE:

28

A23	A22	
0	0	SYSTEM RAM (ADDRESSED AND PROTECTED BY MAPPER)
0	1	16-BIT EXPANSION (I/O, MEMORY, DMA ETC)
1	0	SYSTEM CONTROL (MAPPER, DMA, CIO, EDC)
1	1	8-BIT I/O DEVICES (PROT. BY MAPPER)

36

WITHIN SYSTEM CONTROL SPACE, MAPPER IS ACCESSED IF A08=0. IF A08=1, ACCESS IS DIRECTED TO CIO (A17=0, A16=0), EDC STATUS REGISTER (A17=0, A16=1), FLOATING POINT PROCESSOR (A17=1, A16=0) OR DMA (A17=1, A16=1)

40

WIHTIN 8-BIT I/O DEVICE GROUP, ADDRESS BITS A17 AND A16 ARE USED FOR DECODING OF **4680** INTERFACE (A17=1), SERIAL COMM. CHANNELS (A17=0, A16=0) AND MASS MEMORY CHANNELS SUCH AS 5' WINCHESTER INTERFACE, SASI INTERFACE AND FLOPPY INTERFACE. MASS MEMORY GROUP WILL BE ADDRESSED BY A17=0, A16=1.

6

10

DEVICE OUTPUTS CD2-CDD ENCODE FOLLOWING:

12 0 - INTERRUPT ACKNOWLEDGE CYCLE

1 - EDC STATUS ACCESS

14 2 - CIO ACCESS

3 - DMA "

16 4 - SCC GROUP ACCESS

5 - 4680 "

18 6 - MASS MEM. "

7 - BOOT PROM "

20

DEVICE OUTPUT CDE ENABLES OUTPUTS CD2 - CDD, WHEN LOW.

22

24

26

28

30

32

34

36

38

40

42

44

6 PAL16R4

8 PAT8033

-1110--

MK,85-02-11

DS60 RAM REFRESH AND MAPPER WRITE CONTROL

10	1											10
	CLK	AS'	REQ	UDS	LDS	BGA	PWC	SWC	PTE	GND		

12	11											20
	OE	DAS	PWL	SWR	RAS	OFF	SAS	PWH	ECK	VCC		

	11		14	15	16	17						20
--	----	--	----	----	----	----	--	--	--	--	--	----

;EQUATIONS:

16 IF(VCC) /PWL =/PWC*/AS'*/DAS*/PTE* BGA*/LDS*/UDS

18 /SWR := SWR*/SWC*/SAS*/DAS* OFF* RAS*/AS'*/LDS* BGA +
 /SWR* ECK* OFF* RAS

20 /RAS := RAS*/OFF* ECK*/REQ* SAS +
 /RAS*/REQ*/OFF* SAS +
 /RAS* ECK*/OFF* SAS

24 /OFF := OFF*/REQ*/SAS* AS'* ECK* BGA +
 OFF*/REQ* SAS* AS'*/ECK* BGA +
 /OFF*/REQ* SAS +
 /OFF*/RAS* SAS +
 /OFF*/AS'* BGA* UDS* LDS* SAS +
 /OFF* ECK* SAS

32 /SAS := SAS* OFF* RAS*/AS'*/ECK +
 /SAS*/AS'* OFF* RAS +
 /SAS*/ECK* OFF* RAS

36 IF(VCC) /PWH =/PWC*/AS'*/DAS*/UDS +
 /PWC*/AS'*/DAS*/LDS

40 FUNCTION TABLE:

42	CLK	OE	BGA	REQ	PTE	PWC	SWC	UDS	LDS	AS'	DAS	ECK
	SAS	OFF	RAS	SWR	PWH	PWL						

6

```

8 ;C B R PPS ULAD E SOR SPP
9 ;LOG E TWW DDSA C AFA WWW
10 ;KEA Q ECC SS'S K SFS RHL

```

-----INITIALIZE

```

12 CLH H HHH HHHH H XXX XHH ;1
13 CLH H HHH HHHH L HXH HHH
14 CLH H HHH HHHH H HXH HHH
15 CLH H HHH HHHH L HHH HHH
16 CLH H HHH HHHH H HHH HHH
17 CLH H HHH HHHH L HHH HHH

```

-----PAGE WRITE CMD (TYPE 1)

```

18 ;
19 CLX H HXH XXXH H HHH HHH
20 CLX H HLH LLLH L LHH HHH
21 CLX H HLH LLLH H LHH HHH
22 CLX H HLH LLLL L LHH HLH ;10
23 CLX H HLH LLLL H LHH HLH
24 CLX H HXH XXXL L LHH HXH
25 CLH H HHH HHHH H HHH HHH
26 CLH H HHH HHHH L HHH HHH

```

-----PAGE WRITE CMD (TYPE 2)

```

28 ;
29 CLH H XXH XXXH H HHH HHH
30 CLH H LLH LLLH L LHH HHH
31 CLH H LLH LLLH H LHH HHH
32 CLH H LLH LLLL L LHH HLL
33 CLH H LLH LLLL H LHH HLL
34 CLH H XXH XXXL L LHH HXX ;20
35 CLH H HHH HHHH H HHH HHH
36 CLH H HHH HHHH L HHH HHH

```

-----SEGMENT WRITE CMD

```

37 ;
38 CLH H HHX XXXH H HHH HHH
39 CLH H HHL LLLH L LHH HHH
40 CLH H HHL LLLH H LHH HHH
41 CLH H HHL LLLL L LHH LHH
42 CLH H HHL LLLL H LHH LHH
43 CLH H HHX XXXL L LHH HHH
44 CLH H HHH HHHH H HHH HHH
45 CLH H HHH HHHH L HHH HHH ;30

```

6

-----REFRESH SEQUENCES

```

8 CLH L HHH HHHH H HHH HHH
9 CLH L HHH HHHH L HLH HHH
10 CLH L HHH XXXH H HLL HHH
11 CLH L HHH LLLH L HLL HHH
12 CLH H HHH LLLH H HLL HHH
13 CLH H HHH LLLH L HLH HHH
14 CLH H HHH LLLH H HLH HHH
15 CLH H HHH LLLH L HHH HHH
16 CLH L HHH LLLH H HHH HHH
17 CLH L HHH LLLH L LHH HHH ;40
18 CLH L HHH LLLH H LHH HHH
19 CLH L HHH XXXL L LHH HHH
20 CLH L HHH HHHH H HLH HHH
21 CLH L HHH HHHH L HLH HHH
22 CLH L HHH HHHH H HLL HHH
23 CLH L HHH HHHH L HLL HHH
24 CLH H HHH HXXH H HLL HHH
25 CLH H HHH HHLH L HLH HHH
26 CLH H HHH HHLH H HLH HHH
27 CLH H HHH HHLH L HLH HHH ;50
28 CLH H HHH XXLH H HLH HHH
29 CLH H HHH LLLH L HHH HHH
30 CLH H HHH LLLH H HHH HHH
31 CLH H HHH LLLH L LHH HHH
32 CLH H HHH LLLH H LHH HHH
33 CLH H HHH XXXL L LHH HHH
34 CLH H HHH HHHH H HHH HHH
35 CLL L HHH HHHH L HHH HHH
36 CLL L HHH HHHH H HHH HHH

```

40 A RAM REFRESH CYCLE PROVIDES "OFF"(CPU ADDRESS STROBE OFF)
 AND "RAS" PULSES UPON REQUEST INPUT. THIS SEQUENCE IS
 42 SYNCHRONIZED WITH CPU ACTIVITY INDICATED BY ADDRESS STROBE
 "AS' ". SYNCHRONIZED ADDRESS STROBE "SAS" IS USED BY ANOTHER
 44 CIRCUITS IN ORDER TO EXTEND CPU CYCLE IN CASE OF CONFLICT

6 BEETWEN CPU OR DMA AND REFRESH.
8 MAPPER WRITE OUTPUTS SYNCHRONIZE WRITE CONTROLS AND PROVIDE
ACCESS PROTECTION.

10 INPUT SIGNALS:

12	AS' - CPU OR DMA ADDRESS STROBE	ACTIVE LOW	
14	REQ - REFRESH REQUEST	"	"
	UDS - UPPER DATA STROBE	"	"
16	LDS - LOW " "	"	"
	BGA - DMA CYCLE	"	"
18	PWC - PAGE TABLE WRITE COMMAND	"	"
	SWC - SEGMENT TABLE WRITE COMMAND	"	"
20	PTE - PAGE TABLE TRANSCEIVER ENABLED	"	"
	DAS - DELAYED ADDRESS STROBE	"	"
22	ECK - EARLY CLOCK		

24 OUTPUT SIGNALS:

26	PWL - PAGE WRITE LOWER PART	"	"
	SWR - SEGMENT TABLE WRITE	"	"
28	RAS - REFRESH RAS STROBE	"	"
	OFF - CPU ADDRESS OFF	"	"
30	SAS - SYNCHRONIZED ADDRESS STROBE	"	"
	PWH - PAGE WRITE HIGH PART	"	"

6 PAL16R4
 8 PAT8034 **-1110-** mk,85-05-29
 DS60 CIO, SCC, FDC, and bootprom controller

10 clk rst lds dir int eck scc cio dly GND
 12 OE zrd zwr pck zia ba0 cff dta fdc VCC

14 ;equations:

16 if(VCC) /zrd := dir*/scc*/lds* dly
 + dir*/cio*/lds
 18 + dir*/fdc*/lds X
 + /zia*/ba0*/lds* cff
 20 + /rst X

22 /zwr := /dir*/scc*/cff
 + /dir*/cio*/cff
 24 + /dir*/fdc*/cff
 + /rst

26 /pck := /rst*/lds
 28 + pck* eck
 + /pck*/eck

shift dh

30 /zia := rst* zia*/int*/lds* pck* eck
 32 + rst*/zia*/lds
 + rst*/zia*/eck

zilog iack

34 /cff := rst* cff*/scc*/lds* ba0* pck* eck* dly
 36 + rst* cff*/cio*/lds* ba0* pck* eck
 + rst* cff*/fdc*/lds* ba0* pck* eck X
 38 + rst* cff*/zia* ba0* pck* eck
 + rst*/cff* ba0 X
 40 + rst*/cff* zia* fdc* pck ✓
 + rst*/cff* cio* scc*/pck
 42 + rst*/cff*/zia*/eck

44 /ba0 := rst* ba0*/cff* scc* cio* pck* eck

bootap

```

6
+ rst* ba0*/off*/scc* eck
8
+ rst* ba0*/cff*/cio* eck
+ rst*/ba0*/lds
10
+ rst*/ba0*/eck

```

```

12 if(/ba0) /dta = /ba0*/zia* cff* pck*/lds
+ /ba0*/zia*/lds*/dta
14
+ /ba0* zia*/lds

```

16 FUNCTION TABLE

```

18 clk OE rst dir lds int cio scc fdc dly eck
pck zia zrd zwr cff ba0 dta

```

```

20 ;c r dl iosf d e p z zz ob d
22 ;l0s id nicd l c c i rw fa t
;kEt rs tocc y k k a dr f0 a

```

```

24 -----
CHL XL XXXX X L Z Z LL ZZ X
26 CLL XL XXXX X H L H LL HH Z
CLH XH HHHH X L L H HH HH Z
28 CLH XH HHHH X H H H HH HH Z
CLH XX HHHH X L H H HH HH Z
30 CLH XX HHHH X H L H HH HH Z
;intack sequence
32 CLH HL LHHH X L L H HH HH Z
CLH HL LHHH X H H H HH HH Z
34 CLH HL LHHH X L H H HH HH Z
CLH HL LHHH X H L L HH HH Z
36 CLH HL LHHH X L L L HH HH Z
CLH HL LHHH X H H L HH HH Z
38 CLH HL LHHH X L H L HH HH Z
CLH HL LHHH X H L L HH LH Z
40 CLH HL LHHH X L L L HH LH Z
CLH HL LHHH X H H L HH LH Z
42 CLH HL LHHH X L H L HH LH Z
CLH HL LHHH X H L L HH LL H
44 CLH HL LHHH X L L L HH LL H

```


6

CLH HL LHHH X H H L HH LL H

CLH HL LHHH X L H L HH LL H

CLH HL LHHH X H L L LH HL H

10 CLH HL LHHH X L L L LH HL H

CLH HL LHHH X H H L LH HL L

CLH HL LHHH X L H L LH HL L

CLH HL LHHH X H L L LH HL L

14 CLH HL LHHH X L L L LH HL L

CLH HX LHHH X H H L XH HL X

16 CLH HH HHHH X L H L HH HL H

CLH HH HHHH X H L H HH HH Z

18 ;fdc read and write sequences

CLH HH HHHH X L L H HH HH Z

20 CLH HX HHHH X H H H HH HH Z

CLH HL HHHL X L H H LH HH Z

22 CLH HL HHHL X H L H LH LH Z

CLH HL HHHL X L L H LH LH Z

24 CLH HL HHHL X H H H LH LH Z

CLH HL HHHL X L H H LH LH Z

26 CLH HL HHHL X H L H LH LL L

CLH HL HHHL X L L H LH LL L

28 CLH HL HHHL X H H H LH LL L

CLH HL HHHL X L H H LH HL L

30 CLH HX HHHL X H L H XH HL X

CLH HH HHHH X L L H HH HL H

32 CLH HH HHHH X H H H HH HH Z

CLH HH HHHH X L H H HH HH Z

34 CLH LH HHHH X H L H HH HH Z

CLH LH HHHL X L L H HH HH Z

36 CLH LX HHHL X H H H HH HH Z

CLH LL HHHL X L H H HH HH Z

38 CLH LL HHHL X H L H HL LH Z

CLH LL HHHL X L L H HL LH Z

40 CLH LL HHHL X H H H HL LH Z

CLH LL HHHL X L H H HL LH Z

42 CLH LL HHHL X H L H HL LL L

CLH LL HHHL X L L H HL LL L

44 CLH LL HHHL X H H H HL LL L

6

CLH LX HHL X L H H HH HL X

CLH XH HHH X H L H HH HH Z

;scc read and write cycles

10 CLH HH HHH X L L H HH HH Z

CLH HX HHH L H H H HH HH Z

12 CLH HL HHL L L H H HH HH Z

CLH HL HHL L H L H HH HH Z

14 CLH HL HHL L L L H HH HH Z

CLH HL HHL H H H H LH HH Z

16 CLH HL HHL H L H H LH HH Z

CLH HL HHL H H L H LH LH Z

18 CLH HL HHL H L L H LH LH Z

CLH HL HHL H H H H LH LL L

20 CLH HL HHL H L H H LH LL L

CLH HL HHL H H L H LH LL L

22 CLH HL HHL H L L H LH HL L

CLH HX HHL X H H H XH HL X

24 CLH HH HHL X L H H HH HL H

CLH HH HHH X H L H HH HH Z

26 CLH HH HHH X L L H HH HH Z

CLH LL HHL L H H H HH HH Z

28 CLH LL HHL L L H H HH HH Z

CLH LL HHL L H L H HH HH Z

30 CLH LL HHL H L L H HH HH Z

CLH LL HHL H H H H HH HH Z

32 CLH LL HHL H L H H HH HH Z

CLH LL HHL H H L H HL LH Z

34 CLH LL HHL H L L H HL LH Z

CLH LL HHL H H H H HL LL L

36 CLH LL HHL H L H H HL LL L

CLH LL HHL H H L H HL LL L

38 CLH LL HHL H L L H HH HL L

CLH XH HXH X H H H HH HH Z

40 ;cio read and write cycles

CLH HH HHH X L H H HH HH Z

42 CLH HL HLH X H L H LH LH Z

CLH HL HLH X L L H LH LH Z

44 CLH HL HLH X H H H LH LL L

6
CLH HL HLHH X L H H LH LL L
8 CLH HL HLHH X H L H LH LL L
CLH HL HLHH X L L H LH HL L
10 CLH HH HXHH X H H H HH HH Z
CLH HH HLHH X L H H HH HH Z
12 CLH XH HHHH X H L H HH HH Z
CLH LH HHHH X L L H HH HH Z
14 CLH LX HLHH X H H H HH HH Z
CLH LL HLHH X L H H HH HH Z
16 CLH LL HLHH X H L H HL LH Z
CLH LL HLHH X L L H HL LH Z
18 CLH LL HLHH X H H H HL LL L
CLH LL HLHH X L H H HL LL L
20 CLH LL HLHH X H L H HL LL L
CLH LL HLHH X L L H HH HL L
22 CLH LL HLHH X H H H HH HL L
CLH XX HLHH X L H H HH HL X
24 CLH HH HHHH X H L H HH HH Z

26
DESCRIPTION:

28 This device generates RD, WR, and INTACK signals for 8530 SCC and
30 8536 CIO circuits, RD and WR for FD1797, A0 for bootstrap PROM,
and DTACK for the CPU.

6

PAL16L8
PAT8035 **--1110--** MK,85-10-09
DS60 RAM DATA PATH CONTROL

10

AT1 FAS ES1 LLE ULE ESO DEF UDS LDS GND

12

ATO UDE LDE RAM DAS AEL DEL DIR BER VCC

14 ;EQUATIONS:

16 IF(VCC) /UDE = /RAM*/DAS*/FAS* DIR +
 / RAM*/UDS* LDS*/ESO* ULE*/DIR +
 18 / RAM* UDS* LDS* ULE* LLE*/FAS*/DIR +
 / RAM*/UDS*/LDS* ULE* LLE*/FAS*/DIR

20 IF(VCC) /LDE = /RAM*/DAS*/FAS* DIR +
 / RAM* UDS*/LDS*/ESO* LLE*/DIR +
 22 / RAM* UDS* LDS* ULE* LLE*/FAS*/DIR +
 24 / RAM*/UDS*/LDS* ULE* LLE*/FAS*/DIR

26 IF(VCC) /AEL = AT1*/FAS*/RAM*/DAS +
 /ATO*/DIR*/FAS*/RAM*/DAS

28 IF(VCC) /DEL = /DEF*/RAM*/FAS*/DAS +
 30 /DEL*/RAM*/DAS

32 IF(/RAM*/FAS) /BER = /AEL +
 /DEL

34 FUNCTION TABLE:

36 RAM DIR FAS DAS AT1 ATO UDS LDS ESO ULE LLE DEF
 38 UDE LDE AEL DEL BER

40 ;R D FD AA UL E UL D UL AD B
 ;A I AA TT DD S LL E DD EE E
 42 ;M R SS 10 SS 0 EE F EE LL R

44 H X XX XX XX X XX X HH HH Z

6

```

L X HH XX XX X XX H   HH HH Z
L H LH XX XX X XX H   HH HH H
L H LL LX XX X XX H   LL HH H
10 L H LL LX XX X XX L  LL HL L
   L H LL LX XX X XX H  LL HL L
12 L H LL HX XX X XX H  LL LL L
   L H LL HX XX X XX H  LL LL L
14 L H HL HX XX X XX H  HH HL Z
   L H HH XX XX X XX H  HH HH Z
16 L L HH XX HH H HH H  HH HH Z
   L L LH LH HH H HH H  LL HH H
18 L L LL LH LL H HH H  LL HH H
   L L LL LH LH H LL H  HH HH H
20 L L LL LH LH L LL H  HH HH H
   L L LL LH LH L HX H  LH HH H
22 L L LL LH HL H LL H  HH HH H
   L L LL LH HL L LL H  HH HH H
24 L L LL LH HL L XH H  HL HH H
   L L LL LL HL L XL H  HH LH L
26 L L LL LL HL L XL H  HH LH L
   L L HL LL HL L XL H  HH HH Z
28 L H HH XX XX X XX X  HH HH Z
-----

```

30

DESCRIPTION:

32

THIS DEVICE CONTROLS DATA TRANSCEIVERS LOCATED
 34 BETWEEN CPU DATA BUS AND MEMORY DATA BUS.
 IT PERFORMS ACCESS PROTECTION AS WELL, GENERATING
 36 "BUS ERROR" SIGNAL ON PROHIBITED MEMORY ACCESSES.

38

INPUT SIGNALS:

40

FAS - FIXED ADDRESS STROBE (ACTIVE LOW)
 DAS - DELAYED " " " "
 42 ES0 - EDAC CONTROL S0 (INVERTED)
 ES1 - " " S1 " "
 44 ULE - UPPER MEMORY LATCH ENABLED " "

6

LLE - LOWER	"	"	"	"	"
DEF - UNCORRECTABLE ERROR FLAG				"	"
UDS - UPPER DATA STROBE (FROM CPU)				"	"
LDS - LOWER	"	"	"	"	"
DIR - DIRECTION TO MEMORY				"	"
RAM - RAM CYCLE				"	"
AT1 - ATTRIBUTE BIT 1 (EXISTING)				"	"
AT0 - " " 0 (WRITE PROTECTED)				"	"

16 OUTPUT SIGNALS:

UDE - UPPER DATA ENABLE				"	"
LDE - LOWER	"	"		"	"
AEL - ACCESS ERROR LATCH				"	"
DEL - DOUBBLE MEMORY ERROR LATCH				"	"
BER - BUS ERROR				"	"

24

26

28

30

32

34

36

38

40

42

44

6 PAL16R6

8 PAT8036

** -1110 - **

MK, 85-04-18

DS60 RAM CONTROL SEQUENCER

10 CLK ECK FAS SEF ERR RAM LDS UDS DIR GND

12 OE CFE LLE ULE ESO CAS HLD ES1 MS1 VCC

17

14 ;EQUATIONS:

```

16 /LLE:=/RAM*/FAS* ERR*/CAS*/ECK* DIR* ESO + ;READ - ASSERT AFTER CAS
18 /RAM*/FAS* ERR*/CAS*/ECK*/DIR* ESO*/UDS + ;BYTE WR - AFTER CAS IF /UDS
   /RAM*/FAS* ERR*/ES1*/ESO* CFE* DIR + ;EDC MODE - AT CORR.
20 /RAM*/FAS* ERR*/ES1*/ESO* CFE*/DIR*/UDS + ;EDC MODE - WR. BYTE
   /RAM*/FAS* ERR*/LLE*/ESO + ;KEEP TO END OF WRITE
22 /RAM*/FAS* ERR*/LLE* ES1* ESO*/UDS + ;KEEP TO END OF CYCLE
   /RAM*/FAS* ERR*/LLE* ES1* ESO*/LDS ; " " "

24 /ULE:=/RAM*/FAS* ERR*/CAS*/ECK* DIR* ESO + ;READ - ASSERT AFTER CAS
26 /RAM*/FAS* ERR*/CAS*/ECK*/DIR* ESO*/LDS + ;BYTE WR - AFTER CAS IF /LDS
   /RAM*/FAS* ERR*/ES1*/ESO* CFE* DIR + ;EDC MODE - AT CORR.
28 /RAM*/FAS* ERR*/ES1*/ESO* CFE*/DIR*/LDS + ;EDC MODE - WR. BYTE
   /RAM*/FAS* ERR*/ULE*/ESO + ;KEEP TO END OF WRITE
30 /RAM*/FAS* ERR*/ULE* ES1* ESO*/UDS + ;KEEP TO END OF CYCLE
   /RAM*/FAS* ERR*/ULE* ES1* ESO*/LDS ; " " "

32 /CAS:=/RAM*/FAS* ERR* CAS* ES1* ULE* LLE*/UDS*/ECK* DIR + ;READ
34 /RAM*/FAS* ERR* CAS* ES1* ULE* LLE*/LDS*/ECK* DIR + ; "
   /RAM*/FAS* ERR* CAS* ES1* ULE* LLE*/UDS*/ECK*/DIR*/ESO + ;WRITE OR PRERD
36 /RAM*/FAS* ERR* CAS* ES1* ULE* LLE*/LDS*/ECK*/DIR*/ESO + ; "
   /RAM*/FAS* ERR* CAS* ES1*/ESO*/HLD*/ECK + ;BYTE WR. OR CORR.
38 /CAS* ECK ;KEEP ONE CYCLE

40 /ESO:=/RAM*/FAS* ERR*/DIR* ULE* LLE* ESO*/ECK* CAS + ;WR - START
   /RAM*/FAS* ERR*/DIR* ULE* LLE* UDS* LDS*/ECK* CAS + ;WAIT FOR DATA STROBES
42 /RAM*/FAS* ERR*/DIR* ULE* LLE*/UDS*/LDS*/ECK* CAS + ;WR WORD - CONTINUE
   /RAM*/FAS* ERR*/ESO* ECK + ;KEEP ONE CLOCK
44 /RAM*/FAS* ERR*/ULE*/HLD*/ECK + ;BYTE WR OR CORRECTION

```

```

6      /RAM*/FAS* ERR*/LLE*/HLD*/ECK +           ; " "
8      /RAM*/FAS* ERR*/ES1* CFE                   ;DETECTION
10     /HLD:=/RAM*/FAS* ERR*/DIR*/ESO*/ECK*/UDS* LDS* ULE* LLE* HLD + ;BYTE WRITE
      /RAM*/FAS* ERR*/DIR*/ESO*/ECK* UDS*/LDS* ULE* LLE* HLD + ; " "
12     /RAM*/FAS* ERR*/SEF* HLD*/ES1*/ECK +       ;CORRECTABLE ERROR
      /RAM*/FAS* ERR*/HLD* ECK +                 ;KEEP ONE CLOCK
14     /RAM*/FAS* ERR*/HLD*/DIR* ESO +           ;EXTEND AT BYTE WRITE
      /RAM*/FAS* ERR*/HLD*/DIR*/ES1             ; " " " "
16     /ES1:=/RAM*/FAS* ERR* CFE* ES1* ESO*/CAS*/ECK*/UDS + ;DETECTION - AFTER CAS
18     /RAM*/FAS* ERR* CFE* ES1* ESO*/CAS*/ECK*/LDS + ; "
      /RAM*/FAS* ERR*/ES1* ECK                 ;EXTEND ONE CYCLE
20     IF(VCC)/MS1 =/RAM*/FAS* ERR* CFE* ES1* ESO*/CAS*/ECK*/UDS + ;DETECTION - AFTER CAS
22     /RAM*/FAS* ERR* CFE* ES1* ESO*/CAS*/ECK*/LDS + ; "
      /RAM*/FAS* ERR*/ES1* ECK                 ;EXTEND ONE CYCLE

```

26 FUNCTION TABLE:

28	CLK	OE	RAM	CFE	FAS	ERR	SEF	DIR	UDS	LDS	ECK
	ULE	LLE	CAS	MS1	ES1	ESO	HLD				
30	-----										
	;C	RCF	ES	D	UL	E	UL	C	MEE	H	
32	;LOAFA	RE	I	DD	C	LL	A	SSS	L		
	;KEMES	RF	R	SS	K	EE	S	110	D		
34	;-----INITIALIZE										
	CHHXX	XX	X	XX	H	ZZ	Z	XZZ	Z	;1	
36	;-----RD WORD OR LOW BYTE (EDC MODE, CHK OFF)										
	CLXLH	HH	H	HH	L	HH	H	HHH	H		
38	CLLLX	HH	H	XX	H	HH	H	HHH	H		
	CLLLL	HH	H	XL	L	HH	L	HHH	H		
40	CLLLL	HH	H	XL	H	HH	L	HHH	H		
	CLLLL	HH	H	XL	L	LL	H	HHH	H		
42	CLLLL	HH	H	XL	H	LL	H	HHH	H		
	CLLLX	HH	H	XX	L	LL	H	HHH	H		
44	CLXLH	HH	H	HH	H	HH	H	HHH	H		

6

-----RD WORD OR HIGH BYTE (EDC MODE, CHK ON)

8 CLXHH HH H HH L HH H HHH H ;10
 CLXHX HH H XX H HH H HHH H
 10 CLLHL HH H LX L HH L LHH H
 CLLHL HH H LX H HH L HHH H
 12 CLLHL HH H LX L LL H HLH H
 CLLHL HH H LX H HH H LLL H
 14 CLLHX HH H XX L LL H HHL H
 CLXHH HH H HH H HH H HHH H
 16 CLXHH HH H HH L HH H HHH H

-----RD WORD OR BYTE DMA (EDC MODE, CHK ON)

18 CLXHX HH H XX H HH H HHH H ;20
 CLLHL HH H LL L HH L LHH H
 20 CLLHL HH H LL H HH L HHH H
 CLLHL HH H LL L LL H HLH H
 22 CLLHL HH H LL H HH H LLL H
 CLLHL HH H LL L LL H HHL H
 24 CLLHL HH H LL H LL H HHH H
 CLLHL HH H LL H LL H HHH H
 26 CLLHX HH H XX L LL H HHH H
 CLXHH HH H HH H HH H HHH H ;30
 CLXHH HH H HH L HH H HHH H

-----RD WORD OR BYTE DMA - CORRECTION CYCLE

30 ; CLLHX HH H XX H HH H HHH H
 32 CLLHL HH H XL L HH L LHH H
 CLLHL HH H XL H HH L HHH H
 34 CLLHL HH H XL L LL H HLH H
 CLLHL HH H XL H HH H LLL H
 36 CLLHL HL H XL L LL H HHL L
 CLLHL HL H XL H LL H HHL L
 38 CLLHL HH H XL L LL L HHL H
 CLLHL HH H XL H LL L HHL H ;40
 40 CLLHL HH H XL L LL H HHH H
 CLLHL HH H XL H LL H HHH H
 42 CLLHX HH H XX L LL H HHH H
 CLXHH HH H HH H HH H HHH H

-----RD - ACCESS ERROR

6

```

6  CLXXH HH H HH L HH H HHH H
8  CLLHX HH H XX H HH H HHH H
   CLLHL HH H LX L HH L LHH H
10 CLLHL LX H LX H HH L HHH H
   CLLHL LX H LX L HH H HHH H
12 CLLHL LX H LX H HH H HHH H ;50
   CLLHX XX H XX L HH H HHH H
14 CLXXH HH H HH H HH H HHH H

```

-----WRITE WORD (ALL MODES) CPU CYCLE AFTER REFRESH

```

16 CLXXH HH H HH L HH H HHH H
   CLLXL HH X XX H HH H HHH H
18 CL&LXL HH L LiL L HH H HHL H
   CLLXL HH L LL H HH H HHL H
20 CLLXL HH L LL L HH L HHL H
   CLLXL HH L LL H HH L HHL H
22 CLLXX HH L XX L HH H HHH H
   CLLXH HH X HH H HH H HHH H ;60
24 CLXXH HH H HH L HH H HHH H

```

-----WRITE WORD (ALL MODES) DMA CYCLE

```

26 CLLXX HH X HH H HH H HHH H
   CLLXL HH L HH L HH H HHL H
28 CLLXL HH L HH H HH H HHL H
   CLLXL HH L HH L HH H HHL H
30 CLLXL HH L XX H HH H HHL H
   CLLXL HH L LL L HH L HHL H
32 CLLXL HH L LL H HH L HHL H
   CLLXL HH L LL L HH H HHH H
34 CLLXL HH L LL H HH H HHH H ;70
   CLLXX HH L XX L HH H HHL H
36 CLXXH HH X HH H HH H HHH H
   CLXXH HH H HH L HH H HHH H

```

-----WR BYTE (EDC MODE, CHK OFF) DMA STD

```

38 CLLLX HH X HH H HH H HHH H
40 CLLLL HH L HH L HH H HHL H
   CLLLL HH L HH H HH H HHL H
42 CLLLL HH L HH L HH H HHL H
   CLLLL HH L HX H HH H HHL H
44 CLLLL HH L HL L HH L HHH L

```

6
 8 CLLLL HH L HL H HH L HHH L ;80
 8 CLLLL HH L HL L LH H HHH L
 10 CLLLL HH L HL H LH H HHH L
 10 CLLLL HH L HL L LH H HHL L
 12 CLLLL HH L HL H LH H HHL L
 12 CLLLL HH L HL L LH L HHL H
 14 CLLLL HH L HL L LH H HHH H
 14 CLLLL HH L HL H LH H HHH H
 16 CLLLX HH L HX L LH H HHH H
 16 CLXLH HH X aIHH H HH H HHH H ;90

18 ;-----WR BYTE (EDC MODE, CHK ON) CPU AFTER REFRESH

20 CLLHH HH H HH L HH H HHH H
 20 CLLHX HH X XH H HH H HHH H
 22 CLLHL HH L LH L HH H HHL H
 22 CLLHL HH L LH H HH H HHL H
 24 CLLHL HH L LH L HH L LHH L
 24 CLLHL HH L LH H HH L HHH L
 26 CLLHL HH L LH L HL H HLH L
 26 CLLHL HX L LH H HH H LLL L
 28 CLLHL HX L LH L HL H HHL L
 28 CLLHL HH L LH H HL H HHL L ;100
 30 CLLHL HH L LH L HL L HHL H
 30 CLLHX HH L XH L HL H HHH H
 32 CLXHH HH X HH H HH H HHH H

34 ;-----ADDRESS ERROR CYCLE

34 CLXXH HH H HH L HH H HHH H
 34 CLLXX HH X HH H HH H HHH H
 36 CLLXL HH L HH L HH H HHL H
 36 CLLXL HH L HH H HH H HHL H
 38 CLLXL HH L HH L HH H HHL H
 38 CLLXL HH L HH H HH H HHL H ;110
 40 CLLXX HH L HH L HH H HHL H
 40 CLXXH HH X HH H HH H HHH H

42 ;-----WRITE ACCESS ERROR CYCLE (WRITE PROTECTED)

44 CLXXH HH H HH L HH H HHH H
 44 CLLXX HH X XX H HH H HHH H

6
 8 CLLXL HH L LX L HH H HHL H
 8 CLLXL HH L LX H HH H HHL H
 10 CLLXL LH L LX L HH H HHH H
 10 CLLXL LH L LX H HH H HHH H
 12 CLLXX LH L XX L HH H HHH H
 12 CLXXH HH X HH H HH H HHH H ;120

14 -----
 14 DESCRIPTION:

16 THIS DEVICE GENERATES CONTROL STROBES FOR MEMORY
 18 LATCHES, CAS AND WRITE STROBES FOR RAM MATRIX, HOLD
 18 SIGNAL FOR CPU CLOCK CONTROL AND STROBES FOR EDAC
 CHECK CIRCUITS.

20 INPUT SIGNALS:

22 ECK- EARLY CLOCK
 24 FAS- FORMATTED ADDRESS STROBE (ACTIVE LOW)
 SEF- SINGLE ERROR FLAG " "
 26 ERR- ACCESS ERROR (PROTECT OR PARITY) " "
 RAM- RAM CYCLE " "
 28 LDS- LOWER DATA STROBE " "
 UDS- UPPER " " " "
 30 DIR- DIRECTION TO MEMORY " "
 CFE- CHECK FUNCTION ON " HIGH

32 OUTPUT SIGNALS:

34 LLE- LOWER MEMORY LATCH ENABLE " LOW
 36 ULE- UPPER " " " " " "
 ESD- EDAC S0 AND MEMORY WRITE STROBE " "
 38 CAS- MEMORY CAS STROBE " "
 HLD- HOLD CPU CLOCK " "
 40 ES1- EDAC S1 OR PARITY TEST STROBE " "
 MS1- " " " MIRROR " "

42

44

6

PAL16L8
PAT8037 **--1110--** MK, 84-12-28
DS60 SASI INTERFACE CONTROL

10

DMC MMG DIR A13 A07 ADS BRC HLC REQ GND
12 STB BRQ BWR BHE BLE CNT TRE DLY EXC VCC

14 ;EQUATIONS:

16 IF(VCC) /BRQ = REQ*/BRC*/STB +
 REQ* BRC* STB

18

IF(VCC) /BWR = /DMC* DIR*/ADS +
 /MMG*/A13*/A07*/DIR*/ADS +
 REQ* STB*/BRC*/DLY

22

IF(VCC) /BHE = /DMC*/ADS +
 /MMG*/A13*/A07*/ADS +
 REQ* STB*/HLC*/BRC*/DLY +
 REQ*/STB*/HLC* BRC

28

IF(VCC) /BLE = /DMC*/ADS +
 /MMG*/A13*/A07*/ADS +
 REQ* STB* HLC*/BRC*/DLY +
 REQ*/STB* HLC* BRC

32

IF(VCC) /CNT = /DMC +
 /MMG*/A13*/A07 +
 REQ* HLC* DLY

36

IF(VCC) /TRE = /DMC*/ADS +
 /MMG*/A13*/A07*/ADS

40

IF(VCC) /EXC = REQ*/STB* BRC +
 REQ* STB*/BRC

42

FUNCTION TABLE:

44

6 STB BRC MMG A13 A07 DIR ADS DMC HLC REQ DLY
8 BRQ BWR BHE BLE CNT TRE EXC

10 ;SB MAA DA D HRD B BBB CT E
;TR M10 ID M LEL R WHL NR X
12 ;BC G37 RS C CQY Q REE TE C

14 XX XXX XX X XLX H XXX XX H
LL XXX XX X XHX L XXX XX H
16 LH XXX XX X XHX H XXX XX L
HL XXX XX X XHX H XXX XX L
18 HH XXX XX X XHX L XXX XX H
XX HXX XX H XLX X HHH HH H
20 XX LHX XH H XLX X HHH HH H
XX LLL HL H XLX X HLL LL H
22 XX LLL LL H XLX X LLL LL H
XX HXX HL L XXX X LLL LL X
24 XX HXX LL L XXX X HLL LL X
HL HXX XX H HHL H LHL HH L
26 HL HXX XX H LHL H LLH HH L
LH HXX XX H HHL H HHL HH L
28 LH HXX XX H LHL H HLH HH L
XX HXX XX H HHH X HHX LH X

32 DESCRIPTION:

34 INPUT SIGNALS:

36	DMC - DMA CYCLE	ACTIVE LOW
	MMG - MASS MEMORY GROUP	" "
38	DIR - DATA BUS DIRECTION OUT	" "
	A13, A07 - CPU ADDRESS BITS	" "
40	ADS - ADDRESS STROBE	" "
	BRC - BUFFER READY CONTROL FF	
42	HLC - HIGH/LOW BYTE CONTROL FF	
	REQ - SASI REQUEST	" HIGH
44	STB - SASI TO BUFFER	" "

6 DLY - ACKNOWLEDGE DELAY " "

8 OUTPUT SIGNALS:

10 BRQ - BUFFER REQUESTS TRANSFER " LOW

12 BWR - " WRITE STROBE " "

BHE - " HIGH BYTE CE " "

14 BLE - " LOW BYTE CE " "

CNT - ADVANCE BUFFER POINTER " "

16 TRE - BUS TRANSCEIVER ENABLE " "

EXC - EXECUTE CYCLE (REQUEST RESPOND) " "

18

20

22

24

26

28

30

32

34

36

38

40

42

44

6 PAL16L8
 8 PAT8038 **-1110-** MK,85-05-08
 DS60 PARITY GENERATION/DETECTION CONTROL

10 NC1 NC2 NC3 ES1 ESO MPI ODD NC4 NC5 GND
 12 TST LDR EDR PIN PBL NC6 ER1 MPO ERR VCC

14 ;EQUATIONS:

16 IF(VCC) /LDR = ES1 ;LATCH DATA
 18 IF(VCC) /EDR = ES1*/ESO ;WRITE - ENABLE DR TO BUS
 20 IF(VCC) /PBL = /MPI*/ES1*/TST + ;PARITY BIT TRANSPARENT
 22 /PBL* ES1*/TST + ; " " LATCHED
 /MPI*/PBL*/TST ;NO HAZARD
 24 IF(VCC) /PIN = /PBL* ES1 + ;READ TEST - LATCHED PARITY
 /ESO*/ES1 + ;WRITE - ALWAYS LOW
 /MPI*/ES1* ESO ;NOT WRITE - PREPARE
 28 IF(/ESO) /MPO = /ODD ;WRITE - PARITY BIT TO MEMORY
 30 IF(VCC) /ERR = /ES1 + ;LOW IF NO TEST
 ES1*/ODD ;ERROR IF WRONG PARITY
 32 IF(VCC) /ER1 = /ES1 + ;LOW IF NO TEST
 34 ES1*/ODD ;ERROR IF WRONG PARITY

FUNCTION TABLE:

36 TST ES1 ESO MPI ODD LDR EDR PBL PIN MPO ERR ER1

38 ;T EE MO L E PP M E E
 40 ;S SS PD D D BI P R R
 ;T 10 ID R R LN O R 1

42 -----
 H HH HH L H HH Z H H
 44 H LH HL H H HH Z L L

6
H HL XL L L HH L L L
8 H HL XH L L HH H H H
L HX HX L X HH X X X
10 L LL LX H H LL X L L

12 DESCRIPTION:

14 THIS CIRCUIT PROVIDES CONTROL OF PARITY ADAPTER IN ORDER TO
16 SIMULATE EDAC COMPATIBILITY.

18 INPUT SIGNALS:

20 ESO - EDAC S0 CONTROL
ES1 - EDAC S1 CONTROL
22 MPI - MEMORY PARITY BIT (INPUT)
ODD - PARITY GENERATOR OUTPUT
24 TST - TEST INPUT (FOR TEST PATTERN ONLY)

26 OUTPUT SIGNALS:

28 LDR - LATCH DATA REGISTER
EDR - ENABLE DATA REGISTER OUTPUTS
30 PIN - PARITY GENERATOR INPUT
PBL - LATCHED PARITY BIT FROM MEMORY
32 MPO - MEMORY PARITY BIT (OUTPUT)
ERR - PARITY ERROR

34

36

38

40

42

44

6 PAL16R4
8 PAT8039 ** -1110- ** MK, 85-02-11
DS60 NS32081 FLOATING POINT PROCESSOR INTERFACE

10 CLK WRT FAS FPP A07 A06 NC1 NC2 NC3 GND
12 OE SPC NC4 C01 C00 EPC DON NC5 D00 VCC

14 ;EQUATIONS:

16 /C01 := /C00
 /C00 := /FPP*/FAS*/A07* C01

18 /EPC := /FPP*/FAS*/WRT*/A07* C01 +
20 /FPP*/FAS* WRT*/A07 +
 /EPC*/C00* C01 +
22 /EPC*/C00* WRT

24 /DON := EPC*/SPC +
 EPC*/DON +
26 /WRT*/DON

28 IF(/EPC) /SPC = /C00* C01*/WRT +
 /C00* WRT

30 IF(/FPP*/FAS* WRT* A07) /D00 = DON

32 FUNCTION TABLE:

34 CLK OE FPP WRT A07 FAS SPC C00 C01 EPC DON D00

36 -----
38 ;C FWA F S CC ED D
;LO PRO A P OO PO O
40 ;KE PT7 S C O1 CN O

42 ;-----INITIALIZE

42 CH XXX H Z ZZ ZZ Z
CL HXX H X HX XX Z
44 CL HHX H X HH HX Z

6

CL HHH H H HH HX Z

-----READ

CL LHL L L LH LX Z

CL LHL L L LL LH Z

CL LHL L H HL LH Z

CL XHX H H HH HH Z

-----WRITE

CL HXX H L HH HL Z

CL LLL L L LH LL Z

CL LLL L H LL LL Z

CL LLL L H HL HL Z

CL XXX H H HH HL Z

-----CATCH SPC AND READ STATUS

CL XXX H L HH HL Z

CL XHX H H HH HL Z

CL LHH L H HH HL H

CL LHH L H HH HL H

CL LHH L H HH HL H

CL XHH H H HH HL Z

-----READ

CL LHL L L LH LL Z

CL LHL L L LL LH Z

CL LHL L H HL LH Z

CL XHL H H HH HH Z

-----READ STATUS AGAIN

CL LHH L H HH HH L

DESCRIPTION:

AD7 = 1 -> DONE FF ACCESS

AD7 = 0 -> FPP REGISTER ACCESS

40

42

44

6

PAL16R8
 PAT8040 **5173** MK, 85-02-19
 DS60 4680 I/O BACKPLANE CONTROL

10

CLK ACK PHB PHA FCK A06 A04 DIR CYC GND

12

OE DBE LA6 STB CSB EXP CSS TRE DTA VCC

14

;EQUATIONS:

16

/DBE := DBE*/CYC* ACK* FCK* PHB* PHA +
 DBE*/CYC*/ACK* FCK*/PHB*/PHA +

18

/DBE*/CYC

20

/LA6 := LA6*/CYC* ACK* FCK*/CSS*/A06 +

/LA6*/CYC* DBE +

22

/LA6*/CYC*/FCK +

LA6*/CYC*/DBE* FCK* PHB +

24

/LA6*/CYC*/DBE*/STB +

/LA6*/CYC*/DBE*/CSB +

26

/LA6*/CYC*/DBE*/EXP +

/LA6*/CYC*/DBE*/TRE

28

/STB := STB*/CYC* ACK* FCK*/DBE*/LA6* DTA* CSB* EXP +

30

STB*/CYC* ACK* FCK*/DBE*/DIR* DTA +

/STB*/CYC*/FCK +

32

/STB*/CYC* DTA +

/STB*/CYC*/DTA* DIR*/PHB*/PHA

34

/CSB := CSB*/CYC* ACK* FCK*/DBE* LA6*/A04* DTA* DIR* STB* EXP +

36

/CSB*/CYC*/FCK +

/CSB*/CYC* DTA +

38

/CSB*/CYC*/DTA* DIR*/PHB*/PHA

40

/EXP := EXP*/CYC* ACK* FCK*/DBE* LA6* A04* DTA* DIR* STB* CSB +

/EXP*/CYC*/FCK +

42

/EXP*/CYC* DTA +

/EXP*/CYC*/DTA* DIR*/PHB*/PHA

44

```

6 /CSS := CSS*/CYC* ACK* FCK* DBE*/PHB*/PHA +
8 /CSS*/CYC*/FCK +
9 /CSS*/CYC*/PHB* PHA
10 /TRE := TRE*/CYC*/ACK* FCK* DBE*/PHB*/PHA +
11 /TRE*/CYC*/FCK +
12 /TRE*/CYC* DTA +
13 /TRE*/CYC*/DTA* DIR*/PHB*/PHA
16 /DTA := DTA*/CYC* FCK*/DBE*/LA6* DIR* PHB* PHA +
17 DTA*/CYC* FCK*/DBE*/LA6*/DIR*/PHB*/PHA*/STB +
18 DTA*/CYC* FCK*/DBE*/LA6*/DIR*/PHB*/PHA*/TRE +
19 /DTA*/CYC*/FCK +
20 /DTA*/CYC* DIR*/PHB*/PHA +
21 /DTA*/CYC*/DIR*/PHB* PHA

```

22 FUNCTION TABLE:

```

24 CLK OE CYC ACK DIR A06 A04 PHB PHA FCK
26 CSS LA6 DBE STB CSB EXP TRE DTA

```

```

28 ;C C AD AA PP F CLD SCET D
;LOY CI OO HH C SAB TSXR T
30 ;KEC KR 64 BA K S6E BBPE A

```

```

32 CLH XX XX LL H XXX XXXX X ;1 INITIALIZE

```

```

33 CLH XX XX LL L HHH HHHH H

```

```

34 CHH XX XX LL H ZZZ ZZZZ Z

```

```

;-----; READ OPERATION

```

```

36 CLL HH LX LL L HHH HHHH H

```

```

37 CLL HH LX LL H LHH HHHH H ;5

```

```

38 CLL HH LX LH L LHH HHHH H

```

```

39 CLL HH LX LH H LLH HHHH H

```

```

40 CLL HH LX HL L LLH HHHH H

```

```

41 CLL HH XX HL H HLH HHHH H

```

```

42 CLL HH XX HH L HLH HHHH H ;10

```

```

43 CLL HH XX HH H HLL HHHH H

```

```

44 CLL HH XX LL L HLL HHHH H

```

6

CLL HH XX LL H HHL LHHH H

CLL HH XX LH L HHL LHHH H

CLL HH XX LH H HHL LHHH H ;15

CLL HH XX HL L HHL LHHH H

CLL HH XX HL H HLL LHHH H

CLL HH XX HH L HLL LHHH H

CLL HH XX HH H HLL LHHH L

CLL HH XX LL L HLL LHHH L ;20

CLL HH XX LL H HLL LHHH L

CLL HH XX LH L HLL LHHH L

CLL HH XX LH H HLL HHHH H

CLL HH XX HH L HLL HHHH H

CLH HH XX HH H HHH HHHH H ;25

WRITE OPERATION

CLL HL XX LL L HHH HHHH H

CLL HL XX LL H LHH HHHH H

CLL HL XX LH L LHH HHHH H

CLL HL XX LH H LXH HHHH H

CLL HL XX HL L LXH HHHH H ;30

CLL HL XX HL H HXH HHHH H

CLL HL XX HH L HXH HHHH H

CLL HL XX HH H HXL HHHH H

CLL HL XX LL L HXL HHHH H

CLL HL XX LL H HHL LHHH H ;35

CLL HL XX LH L HHL LHHH H

CLL HL XX LH H HHL LHHH H

CLL HL XX HL L HHL LHHH H

CLL HL XX HL H HLL LHHH H

CLL HL XX HH L HLL LHHH H ;40

CLL HL XX HH H HLL LHHH H

CLL HL XX LL L HLL LHHH H

CLL HL XX LL H HLL LHHH L

CLL HL XX LH L HLL LHHH L

CLL HL XX LH H HLL HHHH L ;45

CLL HL XX HL L HLL HHHH L

CLL HL XX HL H HHL HHHH H

CLH HL XX HH L HHH HHHH H

DMA READ CYCLE

6
 7 CLL LH XX LL H HHL HHHL H
 8 CLL LH XX LH L HHL HHHL H ;50
 9 CLL LH XX LH H HHL HHHL H
 10 CLL LH XX HL L HHL HHHL H
 11 CLL LH XX HL H HLL HHHL H
 12 CLL LH XX HH L HLL HHHL H
 13 CLL LH XX HH H HLL HHHL L ;55
 14 CLL LH XX LL L HLL HHHL L
 15 CLL LH XX LL H HLL HHHL L
 16 CLL LH XX LH L HLL HHHL L
 17 CLL LH XX LH H HLL HHHH H
 18 CLL LH XX HL L HLL HHHH H ;60
 19 CLH XX XX XX H HHH HHHH H

DMA WRITE CYCLE

20 ;-----; ;
 21 CLL LL XX LL L HHH HHHH H
 22 CLL LL XX LL H HHL HHHL H
 23 CLL LL XX LH L HHL HHHL H
 24 CLL LL XX LH H HHL HHHL H ;65
 25 CLL LL XX HL L HHL HHHL H
 26 CLL LL XX HL H HLL HHHL H
 27 CLL LL XX HH L HLL HHHL H
 28 CLL LL XX HH H HLL HHHL H
 29 CLL LL XX LL L HLL HHHL H ;70
 30 CLL LL XX LL H HLL HHHL L
 31 CLL LL XX LH L HLL HHHL L
 32 CLL LL XX LH H HLL HHHH L
 33 CLL LL XX HL L HLL HHHH L
 34 CLL LL XX HL H HHL HHHH H ;75
 35 CLH XX XX XX L HHH HHHH H

CSB CYCLE

36 ;-----; ;
 37 CLL HH HL LL L HHH HHHH H
 38 CLL HH HL LL H LHH HHHH H
 39 CLL HH HL LH L LHH HHHH H
 40 CLL HH HL LH H LHH HHHH H ;80
 41 CLL HH HL HL L LHH HHHH H
 42 CLL HH HL HL H HHH HHHH H
 43 CLL HH HL HH L HHH HHHH H
 44 CLL HH HL HH H HHL HHHH H

6
 8
 10
 12
 14
 16
 18
 20

CLL HH HL LL L HHL HHHH H ;85
 CLL HH HL LL H HHL HLHH H
 CLL HH HL LH L HHL HLHH H
 CLL HH HL LH H HHL HLHH H
 CLL HH HL HL L HHL HLHH H
 CLL HH HL HL H HLL HLHH H ;90
 CLL HH HL HH L HLL HLHH H
 CLL HH HL HH H HLL HLHH L
 CLL HH HL LL L HLL HLHH L
 CLL HH HL LL H HLL HLHH L
 CLL HH HL LH L HLL HLHH L ;95
 CLL HH HL LH H HLL HHHH H
 CLL HH HL HH L HLL HHHH H
 CLH HH HL HH H HHH HHHH H

EXP CYCLE

22
 24
 26
 28
 30
 32
 34
 36
 38
 40
 42

CLL HH HH LL H LHH HHHH H
 CLL HH HH LH L LHH HHHH H ;100
 CLL HH HH LH H LHH HHHH H
 CLL HH HH HL L LHH HHHH H
 CLL HH HH HH L HHL HHHH H ;105
 CLL HH HH LL L HHL HHHH H
 CLL HH HH LL H HHL HHLH H
 CLL HH HH LH H HHL HHLH H
 CLL HH HH HL L HHL HHLH H ;110
 CLL HH HH HL H HLL HHLH H
 CLL HH HH HH L HLL HHLH H
 CLL HH HH HH H HLL HHLH L
 CLL HH HH LL L HLL HHLH L
 CLL HH HH LL H HLL HHLH L ;115
 CLL HH HH LH L HLL HHLH L
 CLL HH HH LH H HLL HHHH H
 CLL HH HH HH L HLL HHHH H
 CLH HH HL HH H HHH HHHH H

6 DESCRIPTION:

8 THIS DEVICE GENERATES APPROPRIATE STROBE AND GATE TIMING
10 FOR DS60 4680 I/O INTERFACE

12 INPUT SIGNALS:

14 ACK - HD68450 CHANNEL 2 CYCLE ACTIVE LOW
16 PHB - TIMING GENERATOR PHASE B
PHA - " " " A
FCK - CPU CLOCK
18 AD6 - ADDRESS BIT 6
AD4 - ADDRESS BIT 4
20 DIR - DIRECTION WRITE " "
CYC - 4680 CYCLE " "

22 OUTPUT SIGNALS:

24 DBE - DATA BUS ENABLE " "
26 LA6 - LATCHED ADDRESS 6 " "
STB - INPUT/OUTPUT STROBE " "
28 CSB - CSB READ STROBE " "
EXP - I/O EXPANDER READ STROBE " "
30 CSS - CHANNEL SELECT STROBE " "
TRE - DMA TRANSFER ENABLE STROBE " "
32 DTA - DATA ACKNOWLEDGE RESPONSE " "