

## DESCRIPTION

2055 is a memory module for static RAM based on memory circuit type SY $2114 \mathrm{~L}-3$ or equivalent.

- It is delivered with full capacity 8 K bytes mounted.
- The on-board memory is placed in the 4680 memory map in multiples of 8 K segments.
- Address selection is done with an on-board jumper plug.
- Access time meets the requirements of DMA use.
- Provides jumper selectable wait-state signalling.

The total access time is determined by the memory circuit chosen, the delays ( 3 TTL + bus) and the CPU. If the access time does not match the concerned CPU then the memory module is adapted with the signal MEMRDY* which requests for wait-state (s). For more information refer to System Manual and data sheets on the CPU-card.

SPECIFICATION
Power
$+5 \mathrm{~V} \pm 5 \%$
$\max 1,2 \mathrm{~A}$

Size Standard Europe card $100 \times 160 \mathrm{~mm}$
Connector

Connection

PIN NUMBERING
B 64 pin two-row standard Europe connector (DIN 41612)

Any slot on the memory-side of the 4680-bus.

See System Manual
SIgNALLING CPU-2055

- 16 bits address bus
- 8 bits databus
- MEMRDY*
- MEMFL* and $!\|^{*}$ for memory read and write respectively.

JUMPERS All optional functions are selected with the jumper-plug.

The module BASEADDRESS is selected on a jumper plug,on-board location 1D as shown by the figure. The principle of coding is described in the System Manual.

8K 16K 32K


The MEMRDY* jumper installed = wait-state signalling connected.
Example: 3 and 4 cut gives $(8+16=24 K)$ memory segment $24-32 K$.
ON BOARD LOCATION OF MEMORY CIRCUITS


## ACCESS TIME DELAYS

The 2055 delays in access time calculations are on the bus connector:

```
    From ADDRESS to DATA 17 nsec + Tacc
    From MEMFL* to DATA or m4 nsec + Tce
```

$$
\text { 3A FOR LOW ORDER BITS }(3-0) \text {. }
$$



